# POWER TRANSISTORS

Power transistors are devices that have controlled turn-on and turn-off characteristics. These devices are used a switching devices and are operated in the saturation region resulting in low on-state voltage drop. They are turned on when a current signal is given to base or control terminal. The transistor remains on so long as the control signal is present. The switching speed of modern transistors is much higher than that of thyristors and are used extensively in dc-dc and dc-ac converters. However their voltage and current ratings are lower than those of thyristors and are therefore used in low to medium power applications.

Power transistors are classified as follows

- Bipolar junction transistors(BJTs)
- Metal-oxide semiconductor filed-effect transistors(MOSFETs)
- Static Induction transistors(SITs)
- Insulated-gate bipolar transistors(IGBTs)

# **BIPOLAR JUNCTION TRANSISTORS**

The need for a large blocking voltage in the off state and a high current carrying capability in the on state means that a power BJT must have substantially different structure than its small signal equivalent. The modified structure leads to significant differences in the I-V characteristics and switching behavior between power transistors and its logic level counterpart.

#### POWER TRANSISTOR STRUCTURE

If we recall the structure of conventional transistor we see a thin p-layer is sandwiched between two n-layers or vice versa to form a three terminal device with the terminals named as Emitter, Base and Collector.

The structure of a power transistor is as shown below



Fig. 1: Structure of Power Transistor



The difference in the two structures is obvious.

A power transistor is a vertically oriented four layer structure of alternating p-type and n-type. The vertical structure is preferred because it maximizes the cross sectional area and through which the current in the device is flowing. This also minimizes on-state resistance and thus power dissipation in the transistor.

The doping of emitter layer and collector layer is quite large typically  $10^{19}$  cm<sup>-3</sup>. A special layer called the collector drift region (n<sup>-</sup>) has a light doping level of  $10^{14}$ .

The thickness of the drift region determines the breakdown voltage of the transistor. The base thickness is made as small as possible in order to have good amplification capabilities, however if the base thickness is small the breakdown voltage capability of the transistor is compromised.

Practical power transistors have their emitters and bases interleaved as narrow fingers as shown. The purpose of this arrangement is to reduce the effects of current crowding. This multiple emitter layout also reduces parasitic ohmic resistance in the base current path which reduces power dissipation in the transistor.



Fig. 2

### STEADY STATE CHARACTERISTICS

Figure 3(a) shows the circuit to obtain the steady state characteristics. Fig 3(b) shows the input characteristics of the transistor which is a plot of  $I_B$  versus  $V_{BE}$ . Fig 3(c) shows the output characteristics of the transistor which is a plot  $I_C$  versus  $V_{CE}$ . The characteristics shown are that for a signal level transistor.

The power transistor has steady state characteristics almost similar to signal level transistors except that the V-I characteristics has a region of quasi saturation as shown by figure 4.





Fig. 3: Characteristics of NPN Transistors





Fig. 4: Characteristics of NPN Power Transistors

There are four regions clearly shown: Cutoff region, Active region, quasi saturation and hard saturation. The cutoff region is the area where base current is almost zero. Hence no collector current flows and transistor is off. In the quasi saturation and hard saturation, the base drive is applied and transistor is said to be on. Hence collector current flows depending upon the load. The power BJT is never operated in the active region (i.e. as an amplifier) it is always operated between cutoff and saturation. The  $BV_{SUS}$  is the maximum collector to emitter voltage that can be sustained when BJT is carrying substantial collector current. The  $BV_{CEO}$  is the maximum collector to emitter breakdown voltage that can be sustained when base current is zero and  $BV_{CBO}$  is the collector base breakdown voltage when the emitter is open circuited.

The primary breakdown shown takes place because of avalanche breakdown of collector base junction. Large power dissipation normally leads to primary breakdown.

The second breakdown shown is due to localized thermal runaway. This is explained in detail later.



# TRANSFER CHARACTERISTICS





$$I_{E} = I_{C} + I_{B}$$

$$S = h_{fE} = \frac{I_{C}}{I_{B}}$$

$$I_{C} = SI_{B} + I_{CEO}$$

$$r = \frac{S}{S+1}$$

$$S = \frac{r}{1-r}$$

# TRANSISTOR AS A SWITCH

The transistor is used as a switch therefore it is used only between saturation and cutoff. From fig. 5 we can write the following equations



Fig. 6: Transistor Switch



$$I_{B} = \frac{V_{B} - V_{BE}}{R_{B}}$$

$$V_{C} = V_{CE} = V_{CC} - I_{C}R_{C}$$

$$V_{C} = V_{CC} - S \frac{R_{C} (V_{B} - V_{BE})}{R_{B}}$$

$$V_{CE} = V_{CB} + V_{BE}$$

$$V_{CB} = V_{CE} - V_{BE} \qquad \dots (1)$$

Equation (1) shows that as long as  $V_{CE} > V_{BE}$  the CBJ is reverse biased and transistor is in active region, The maximum collector current in the active region, which can be obtained by setting  $V_{CB} = 0$  and  $V_{BE} = V_{CE}$  is given as

$$I_{CM} = \frac{V_{CC} - V_{CE}}{R_C} \qquad \therefore \qquad I_{BM} = \frac{I_{CM}}{S_F}$$

If the base current is increased above  $I_{BM}$ ,  $V_{BE}$  increases, the collector current increases and  $V_{CE}$  falls below  $V_{BE}$ . This continues until the CBJ is forward biased with  $V_{BC}$  of about 0.4 to 0.5V, the transistor than goes into saturation. The transistor saturation may be defined as the point above which any increase in the base current does not increase the collector current significantly.

In saturation, the collector current remains almost constant. If the collector emitter voltage is  $V_{CE(sat)}$  the collector current is

$$I_{CS} = \frac{V_{CC} - V_{CESAT}}{R_C}$$
$$I_{BS} = \frac{I_{CS}}{S}$$

Normally the circuit is designed so that  $I_B$  is higher that  $I_{BS}$ . The ratio of  $I_B$  to  $I_{BS}$  is called to overdrive factor ODF.

$$ODF = \frac{I_B}{I_{BS}}$$

The ratio of  $I_{CS}$  to  $I_B$  is called as forced S.

$$S_{forced} = \frac{I_{CS}}{I_B}$$

The total power loss in the two functions is

$$P_T = V_{BE}I_B + V_{CE}I_C$$

A high value of ODF cannot reduce the CE voltage significantly. However  $V_{BE}$  increases due to increased base current resulting in increased power loss. Once the transistor is saturated, the CE voltage is not reduced in relation to increase in base current. However the power is increased at a high value of ODF, the transistor may be damaged due to thermal runaway. On the other hand if the transistor is under driven  $(I_B < I_{BS})$  it may operate in active region,  $V_{CE}$  increases resulting in increased power loss.



#### PROBLEMS

- 1. The BJT is specified to have a range of 8 to 40. The load resistance in  $R_e = 11\Omega$ . The dc supply voltage is V<sub>CC</sub>=200V and the input voltage to the base circuit is V<sub>B</sub>=10V. If V<sub>CE(sat)</sub>=1.0V and V<sub>BE(sat)</sub>=1.5V. Find
  - a. The value of  $R_B$  that results in saturation with a overdrive factor of 5.
  - b. The forced  $S_f$ .
  - c. The power loss  $P_T$  in the transistor.

#### Solution

(a)  

$$I_{CS} = \frac{V_{CC} - V_{CE(sat)}}{R_{C}} = \frac{200 - 1.0}{11\Omega} = 18.1A$$
Therefore  

$$I_{BS} = \frac{I_{CS}}{S_{min}} = \frac{18.1}{8} = 2.2625A$$
Therefore  

$$I_{B} = ODF \times I_{BS} = 11.3125A$$

$$I_{B} = \frac{V_{B} - V_{BE(sat)}}{R_{B}}$$
Therefore  

$$R_{B} = \frac{V_{B} - V_{BE(sat)}}{I_{B}} = \frac{10 - 1.5}{11.3125} = 0.715\Omega$$
(b)  
Therefore  

$$S_{f} = \frac{I_{CS}}{I_{B}} = \frac{18.1}{11.3125} = 1.6$$

(c)  

$$P_{T} = V_{BE}I_{B} + V_{CE}I_{C}$$

$$P_{T} = 1.5 \times 11.3125 + 1.0 \times 18.1$$

$$P_{T} = 16.97 + 18.1 = 35.07W$$

- 2. The s of a bipolar transistor varies from 12 to 75. The load resistance is  $R_c = 1.5\Omega$ . The dc supply voltage is  $V_{CC}=40V$  and the input voltage base circuit is  $V_B=6V$ . If  $V_{CE(sat)}=1.2V$ ,  $V_{BE(sat)}=1.6V$  and  $R_B=0.7\Omega$  determine
  - a. The overdrive factor ODF.
  - b. The forced  $\beta_{f}$ .
  - c. Power loss in transistor  $P_T$

#### Solution

$$I_{CS} = \frac{V_{CC} - V_{CE(sat)}}{R_C} = \frac{40 - 1.2}{1.5} = 25.86A$$
$$I_{BS} = \frac{I_{CS}}{S_{\min}} = \frac{25.86}{12} = 2.15A$$
Also 
$$I_B = \frac{V_B - V_{BE(sat)}}{R_B} = \frac{6 - 1.6}{0.7} = 6.28A$$

(a) Therefore 
$$ODF = \frac{I_B}{I_{BS}} = \frac{6.28}{2.15} = 2.92$$
  
Forced  $S_f = \frac{I_{CS}}{I_B} = \frac{25.86}{6.28} = 4.11$ 



(c) 
$$P_T = V_{BE}I_B + V_{CE}I_C$$
  
 $P_T = 1.6 \times 6.25 + 1.2 \times 25.86$   
 $P_T = 41.032Watts$ 

## (JULY / AUGUST 2004)

- 3. For the transistor switch as shown in figure
  - a. Calculate forced beta,  $S_f$  of transistor.
  - b. If the manufacturers specified *s* is in the range of 8 to 40, calculate the minimum overdrive factor (ODF).
  - c. Obtain power loss  $P_T$  in the transistor.



$$V_B = 10V,$$
  $R_B = 0.75\Omega,$   
 $V_{BE(sat)} = 1.5V,$   $R_C = 11\Omega,$   
 $V_{CE(sat)} = 1V,$   $V_{CC} = 200V$ 

# Solution

(i)

$$I_{B} = \frac{V_{B} - V_{BE(sat)}}{R_{B}} = \frac{10 - 1.5}{0.75} = 11.33A$$
$$I_{CS} = \frac{V_{CC} - V_{CE(sat)}}{R_{C}} = \frac{200 - 1.0}{11} = 18.09A$$

Therefore

$$I_{BS} = \frac{I_{CS}}{S_{\min}} = \frac{18.09}{8} = 2.26A$$
$$S_f = \frac{I_{CS}}{I_B} = \frac{18.09}{11.33} = 1.6$$

(ii) 
$$ODF = \frac{I_B}{I_{BS}} = \frac{11.33}{2.26} = 5.01$$

(iii) 
$$P_T = V_{BE}I_B + V_{CE}I_C = 1.5 \times 11.33 + 1.0 \times 18.09 = 35.085W$$

## (JAN / FEB 2005)

4. A simple transistor switch is used to connect a 24V DC supply across a relay coil, which has a DC resistance of  $200\Omega$ . An input pulse of 0 to 5V amplitude is applied through series base resistor  $R_B$  at the base so as to turn on the transistor switch. Sketch the device current waveform with reference to the input pulse.



Calculate

- a.  $I_{CS}$ .
- b. Value of resistor  $R_B$ , required to obtain over drive factor of two.
- c. Total power dissipation in the transistor that occurs during the saturation state.



#### Solution

To sketch the device current waveforms; current through the device cannot rise fast to the saturating level of  $I_{CS}$  since the inductive nature of the coil opposes any change in current through it. Rate of rise of collector current can be determined by the time constant  $\ddagger_1 = \frac{L}{R}$ . Where L is inductive in Henry of coil and R is resistance of coil. Once steady state value of  $I_{CS}$  is reached the coil acts as a short circuit. The collector current stays put at  $I_{CS}$  till the base pulse is present.

Similarly once input pulse drops to zero, the current  $I_c$  does not fall to zero immediately since inductor will now act as a current source. This current will



now decay at the fall to zero. Also the current has an alternate path and now can flow through the diode.

(i) 
$$I_{CS} = \frac{V_{CC} - V_{CE(sat)}}{R_C} = \frac{24 - 0.2}{200} = 0.119A$$

(ii) Value of  $R_B$ 

$$I_{BS} = \frac{I_{CS}}{S_{min}} = \frac{0.119}{25} = 4.76mA$$
  

$$\therefore I_B = ODF \times I_{BS} = 2 \times 4.76 = 9.52mA$$
  

$$\therefore R_B = \frac{V_B - V_{BE(sat)}}{I_B} = \frac{5 - 0.7}{9.52} = 450\Omega$$

(iii) 
$$P_T = V_{BE(sat)} \times I_B + V_{CE(sat)} \times I_{CS} = 0.7 \times 9.52 + 0.2 \times 0.119 = 6.68W$$

### SWITCHING CHARACTERISTICS

A forward biased p-n junction exhibits two parallel capacitances; a depletion layer capacitance and a diffusion capacitance. On the other hand, a reverse biased p-n junction has only depletion capacitance. Under steady state the capacitances do not play any role. However under transient conditions, they influence turn-on and turn-off behavior of the transistor.

#### **TRANSIENT MODEL OF BJT**



Fig. 7: Transient Model of BJT





Fig. 8: Switching Times of BJT

Due to internal capacitances, the transistor does not turn on instantly. As the voltage  $V_B$  rises from zero to  $V_1$  and the base current rises to  $I_{B1}$ , the collector current does not respond immediately. There is a delay known as delay time td, before any collector current flows. The delay is due to the time required to charge up the BEJ to the forward bias voltage  $V_{BE}(0.7V)$ . The collector current rises to the steady value of  $I_{CS}$  and this time is called rise time  $t_r$ .

The base current is normally more than that required to saturate the transistor. As a result excess minority carrier charge is stored in the base region. The higher the ODF, the greater is the amount of extra charge stored in the base. This extra charge which is called the saturating charge is proportional to the excess base drive.

This extra charge which is called the saturating charge, is proportional to the excess base drive and the corresponding current  $I_e$ .

$$I_e = I_B - \frac{I_{CS}}{S} = ODF.I_{BS} - I_{BS} = I_{BS} (ODF - 1)$$

Saturating charge  $Q_s = \ddagger_s I_e = \ddagger_s I_{BS} (ODF - 1)$  where  $\ddagger_s$  is known as the storage time constant.

When the input voltage is reversed from  $V_1$  to  $-V_2$ , the reverse current  $-I_{B2}$  helps to discharge the base. Without  $-I_{B2}$  the saturating charge has to be removed entirely due to recombination and the storage time  $t_s$  would be longer.

Once the extra charge is removed, BEJ charges to the input voltage  $-V_2$  and the base current falls to zero.  $t_f$  depends on the time constant which is determined by the reverse biased BEJ capacitance.



$$\therefore \qquad t_{on} = t_d + t_r$$
$$t_{off} = t_s + t_f$$

### PROBLEMS

1. For a power transistor, typical switching waveforms are shown. The various parameters of the transistor circuit are as under  $V_{cc} = 220V$ ,  $V_{CE(sat)} = 2V$ ,  $I_{CS} = 80A$ , td = 0.4 - s,  $t_r = 1 \text{-} s$ ,  $t_n = 50 \text{-} s$ ,  $t_s = 3 \text{-} s$ ,  $t_f = 2 \text{-} s$ ,  $t_0 = 40 \text{-} s$ , f = 5Khz,  $I_{CEO} = 2mA$ . Determine average power loss due to collector current during ton and tn. Find also the peak instantaneous power loss, due to collector current during turn-on time.

#### Solution

During delay time, the time limits are  $0 \le t \le td$ . Figure shows that in this time  $i_c(t) = I_{CEO}$  and  $V_{CE}(t) = V_{CC}$ . Therefore instantaneous power loss during delay time is  $P_d(t) = i_C V_{CE} = I_{CEO} V_{CC} = 2x10^{-3}x220 = 0.44W$ 

Average power loss during delay time  $0 \le t \le td$  is given by

$$Pd = \frac{1}{T} \int_{0}^{ta} i_{c}(t) v_{CE}(t) dt$$
$$Pd = \frac{1}{T} \int_{0}^{td} I_{CEO} V_{CC} dt$$
$$Pd = f \cdot I_{CEO} V_{CC} td$$

 $Pd = 5x10^{3} \times 2 \times 10^{-3} \times 220 \times 0.4 \times 10^{-6} = 0.88mW$ During rise time  $0 \le t \le t_r$ 

$$i_{c}(t) = \frac{I_{CS}}{t_{r}}t$$

$$v_{CE}(t) = \left[V_{CC} - \left(\frac{V_{CC} - V_{CE(sat)}}{t_{r}}\right)t\right]$$

$$v_{CE}(t) = V_{CC} + \left[V_{CE(sat)} - V_{CC}\right]\frac{t}{t_{r}}$$

Therefore average power loss during rise time is

$$P_{r} = \frac{1}{T} \int_{0}^{t_{r}} \frac{I_{CS}}{t_{r}} t \left[ V_{CC} + \left( V_{CE(sat)} - V_{CC} \right) \frac{t}{t_{r}} \right] dt$$

$$P_{r} = f \cdot I_{CS} t_{r} \left[ \frac{V_{CC}}{2} - \frac{V_{CC} - V_{CES}}{3} \right]$$

$$P_{r} = 5x10^{3} \times 80 \times 1 \times 10^{-6} \left[ \frac{220}{2} - \frac{220 - 2}{3} \right] = 14.933W$$

Instantaneous power loss during rise time is

$$P_r(t) = \frac{I_{CS}}{t_r} t \left[ V_{CC} - \frac{V_{CC} - V_{CE}(sat)}{t_r} t \right]$$



$$P_{r}(t) = \frac{I_{CS}}{t_{r}} t V_{CC} - \frac{I_{CSt}^{2}}{t_{r}^{2}} \left[ V_{CC} - V_{CE(sat)} \right]$$

Differentiating the above equation and equating it to zero will give the time  $t_m$  at which instantaneous power loss during  $t_r$  would be maximum.

Therefore

At  $t = t_m$ ,

Therefore

$$\frac{dP_{r}(t)}{dt} = \frac{I_{CS}V_{CC}}{t_{r}} - \frac{I_{CS}2t}{t_{r}^{2}} [V_{CC} - V_{CEsat}]$$
$$\frac{dP_{r}(t)}{dt} = 0$$
$$0 = \frac{I_{CS}}{t_{r}}V_{CC} - \frac{2I_{CS}t_{m}}{t_{r}^{2}} [V_{CC} - V_{CE(sat)}]$$

Therefore

$$\frac{I_{CS}}{f_r} V_{cc} = \frac{2I_{CS}t_m}{f_r^2} \Big[ V_{CC} - V_{CE(sat)} \Big]$$

$$\frac{t_r V_{CC}}{2} = t_m \Big[ V_{CC} - V_{CE(sat)} \Big]$$

$$t_m = \frac{t_r V_{CC}}{2 \Big[ V_{CC} - V_{CE(sat)} \Big]}$$

$$t_m = \frac{V_{CC}t_r}{2 \Big[ V_{CC} - V_{CE(sat)} \Big]} = \frac{220 \times 1 \times 10^{-6}}{2 \Big[ 200 - 2 \Big]} = 0.5046 \times s$$

Therefore

Peak instantaneous power loss  $P_m$  during rise time is obtained by substituting the value of t=tm in equation (1) we get

$$P_{rm} = \frac{I_{CS}}{t_r} \frac{V_{CC}^2 t_r}{2 \left[ V_{CC} - V_{CE(sat)} \right]} - \frac{I_{CS}}{t_r^2} \frac{\left( V_{CC} t_r \right)^2 \left[ V_{CC} - V_{CE(sat)} \right]}{4 \left[ V_{CC} - V_{CE(sat)} \right]^2}$$
$$P_{rm} = \frac{80 \times 220^2}{4 \left[ 220 - 2 \right]} = 4440.4W$$

Total average power loss during turn-on

 $P_{on} = Pd + P_r = 0.00088 + 14.933 = 14.9339W$ 

During conduction time  $0 \le t \le t_n$ 

$$i_{C}(t) = I_{CS} \& v_{CE}(t) = V_{CE(sat)}$$

Instantaneous power loss during  $t_n$  is

$$P_n(t) = i_C v_{CE} = I_{CS} V_{CE(sat)} = 80 \ x \ 2 = 160W$$

Average power loss during conduction period is

$$P_n = \frac{1}{T} \int_{0}^{t_n} i_C v_{CE} dt = f I_{CS} V_{CES} t_n = 5 \times 10^3 \times 80 \times 2 \times 50 \times 10^{-6} = 40W$$



# PERFORMANCE PARAMETERS

DC gain  $h_{FE} = \frac{I_C}{I_B} [V_{CE}]$ : Gain is dependent on temperature. A high gain would reduce the values of forced s &  $V_{CE(sat)}$ .

 $V_{CE(sat)}$ : A low value of  $V_{CE(sat)}$  will reduce the on-state losses.  $V_{CE(sat)}$  is a function of the collector circuit, base current, current gain and junction temperature. A small value of forced  $\beta$  decreases the value of  $V_{CE(sat)}$ .

 $V_{BE(sat)}$ : A low value of  $V_{BE(sat)}$  will decrease the power loss in the base emitter junction.  $V_{BE(sat)}$  increases with collector current and forced  $\beta$ .

Turn-on time  $t_{on}$ : The turn-on time can be decreased by increasing the base drive for a fixed value of collector current.  $t_d$  is dependent on input capacitance does not change significantly with  $I_c$ . However  $t_r$  increases with increase in  $I_c$ .

Turn off time  $t_{off}$ : The storage time  $t_s$  is dependent on over drive factor and does not change significantly with I<sub>C</sub>.  $t_f$  is a function of capacitance and increases with I<sub>C</sub>.  $t_s \& t_f$  can be reduced by providing negative base drive during turn-off.  $t_f$  is less sensitive to negative base drive.

Cross-over  $t_c$ : The crossover time  $t_c$  is defined as the interval during which the collector voltage  $V_{CE}$  rises from 10% of its peak off state value and collector current.  $I_c$  falls to 10% of its on-state value.  $t_c$  is a function of collector current negative base drive.

# **Switching Limits**

# SECOND BREAKDOWN

It is a destructive phenomenon that results from the current flow to a small portion of the base, producing localized hot spots. If the energy in these hot spots is sufficient the excessive localized heating may damage the transistor. Thus secondary breakdown is caused by a localized thermal runaway. The SB occurs at certain combinations of voltage, current and time. Since time is involved, the secondary breakdown is basically an energy dependent phenomenon.

# FORWARD BIASED SAFE OPERATING AREA FBSOA

During turn-on and on-state conditions, the average junction temperature and second breakdown limit the power handling capability of a transistor. The manufacturer usually provide the FBSOA curves under specified test conditions. FBSOA indicates the  $I_c - V_{ce}$  limits of the transistor and for reliable operation the transistor must not be subjected to greater power dissipation than that shown by the FBSOA curve.





Fig. 9: FBSOA of Power BJT

The dc FBSOA is shown as shaded area and the expansion of the area for pulsed operation of the BJT with shorter switching times which leads to larger FBSOA. The second break down boundary represents the maximum permissible combinations of voltage and current without getting into the region of  $i_c - v_{ce}$  plane where second breakdown may occur. The final portion of the boundary of the FBSOA is breakdown voltage limit  $BV_{CEO}$ .

#### **REVERSE BIASED SAFE OPERATING AREA RBSOA**

During turn-off, a high current and high voltage must be sustained by the transistor, in most cases with the base-emitter junction reverse biased. The collector emitter voltage must be held to a safe level at or below a specified value of collector current. The manufacturer provide  $I_c - V_{ce}$  limits during reverse-biased turn off as reverse biased safe area (RBSOA).



Fig. 10: RBSOA of a Power BJT



The area encompassed by the RBSOA is some what larger than FBSOA because of the extension of the area of higher voltages than  $BV_{CEO}$  up to  $BV_{CBO}$  at low collector currents. This operation of the transistor up to higher voltage is possible because the combination of low collector current and reverse base current has made the beta so small that break down voltage rises towards  $BV_{CBO}$ .

### **POWER DERATING**

The thermal equivalent is shown. If the total average power loss is  $P_T$ ,

The case temperature is  $T_c = T_j - P_T T_{jc}$ . The sink temperature is  $T_s = T_c - P_T T_{CS}$ The ambient temperature is  $T_A = T_S - P_T R_{SA}$  and  $T_j - T_A = P_T \left( R_{jc} + R_{cs} + R_{SA} \right)$   $R_{jc}$ : Thermal resistance from junction to case  $\Gamma / S$ .  $R_{CS}$ : Thermal resistance from case to sink  ${}^0C / S$ .  $R_{SA}$ : Thermal resistance from sink to ambient  ${}^0C / S$ . The maximum power dissipation in  $P_T$  is specified at  $T_C = 25^0 C$ .



Fig. 11: Thermal Equivalent Circuit of Transistor

#### **BREAK DOWN VOLTAGES**

A break down voltage is defined as the absolute maximum voltage between two terminals with the third terminal open, shorted or biased in either forward or reverse direction.

 $BV_{SUS}$ : The maximum voltage between the collector and emitter that can be sustained across the transistor when it is carrying substantial collector current.

 $BV_{CEO}$ : The maximum voltage between the collector and emitter terminal with base open circuited.

 $BV_{CBO}$ : This is the collector to base break down voltage when emitter is open circuited.



# **BASE DRIVE CONTROL**

This is required to optimize the base drive of transistor. Optimization is required to increase switching speeds.  $t_{on}$  can be reduced by allowing base current peaking during turn-on,  $\left(S_F = \frac{I_{CS}}{I_B} [forcedS]\right)$  resulting in low forces  $\beta$  at the beginning. After turn on,  $S_F$  can be increased to a sufficiently high value to maintain the transistor in quasi-saturation region.  $t_{off}$  can be reduced by reversing base current and allowing base current peaking during turn off since increasing  $I_{B2}$  decreases storage time.

A typical waveform for base current is shown.



Fig. 12: Base Drive Current Waveform

Some common types of optimizing base drive of transistor are

- Turn-on Control.
- Turn-off Control.
- Proportional Base Control.
- Antisaturation Control

### **TURN-ON CONTROL**



Fig. 13: Base current peaking during turn-on

When input voltage is turned on, the base current is limited by resistor  $R_1$  and therefore initial value of base current is  $I_{BO} = \frac{V_1 - V_{BE}}{R_1}$ ,  $I_{BF} = \frac{V_1 - V_{BE}}{R_1 + R_2}$ .

Capacitor voltage

 $V_C = V_1 \frac{R_2}{R_1 + R_2} \,.$ 



Therefore

$$\ddagger_1 = \left(\frac{R_1 R_2}{R_1 + R_2}\right) C_1$$

Once input voltage  $v_B$  becomes zero, the base-emitter junction is reverse biased and C<sub>1</sub> discharges through R<sub>2</sub>. The discharging time constant is  $\ddagger_2 = R_2C_1$ . To allow sufficient charging and discharging time, the width of base pulse must be  $t_1 \ge 5\ddagger_1$  and off period of the pulse must be  $t_2 \ge 5\ddagger_2$ . The maximum switching frequency is  $f_s = \frac{1}{T} = \frac{1}{t_1 + t_2} = \frac{0.2}{\ddagger_1 + \ddagger_2}$ .

### **TURN-OFF CONTROL**

If the input voltage is changed to during turn-off the capacitor voltage  $V_c$  is added to  $V_2$  as reverse voltage across the transistor. There will be base current peaking during turn off. As the capacitor  $C_1$  discharges, the reverse voltage will be reduced to a steady state value,  $V_2$ . If different turn-on and turn-off characteristics are required, a turn-off circuit using  $(C_2, R_3 \& R_4)$  may be added. The diode  $D_1$  isolates the forward base drive circuit from the reverse base drive circuit during turn off.



Figure 8-16 Base current peaking during turn-on and turn-off.

Fig: 14. Base current peaking during turn-on and turn-off

#### **PROPORTIONAL BASE CONTROL**

This type of control has advantages over the constant drive circuit. If the collector current changes due to change in load demand, the base drive current is changed in proportion to collector current.

When switch  $S_1$  is turned on a pulse current of short duration would flow through the base of transistor  $Q_1$  and  $Q_1$  is turned on into saturation. Once the collector current starts to flow, a corresponding base current is induced due to transformer action. The transistor would latch on itself and  $S_1$  can be turned off. The turns ratio is  $\frac{N_2}{N_1} = \frac{I_c}{I_B} = S$ . For proper operation of the circuit, the magnetizing current which must be much smaller than the collector current should be as small as possible. The switch  $S_1$  can be implemented by a small signal transistor and additional arrangement is necessary to discharge capacitor  $C_1$  and reset the transformer core during turn-off of the power transistor.





Fig. 15: Proportional base drive circuit

### ANTISATURATION CONTROL



Fig: 16: Collector Clamping Circuit

If a transistor is driven hard, the storage time which is proportional to the base current increases and the switching speed is reduced. The storage time can be reduced by operating the transistor in soft saturation rather than hard saturation. This can be accomplished by clamping CE voltage to a pre-determined level and the collector current is given by  $L = \frac{V_{CC} - V_{CM}}{V_{CM}}$ 

is given by  $I_C = \frac{V_{CC} - V_{CM}}{R_C}$ .

Where  $V_{CM}$  is the clamping voltage and  $V_{CM} > V_{CE(sat)}$ .

The base current which is adequate to drive the transistor hard, can be found from  $I_B = I_1 = \frac{V_B - V_{D1} - V_{BE}}{R_B}$  and the corresponding collector current is  $I_C = I_L = S I_B$ .

Writing the loop equation for the input base circuit,

 $\begin{aligned} V_{ab} = V_{D_1} + V_{BE} \\ \text{Similarly} \qquad V_{ab} = V_{D_2} + V_{CE} \\ \text{Therefore} \qquad V_{CE} = V_{BE} + V_{D_1} - V_{D_2} \\ \text{For clamping} \qquad V_{D_1} > V_{D_2} \\ \text{Therefore} \qquad V_{CE} = 0.7 + \ldots .. \end{aligned}$ 

This means that the CE voltage is raised above saturation level and there are no excess carriers in the base and storage time is reduced.



The load current is  $I_L = \frac{V_{CC} - V_{CE}}{R_C} = \frac{V_{CC} - V_{BE} - V_{D_1} + V_{D_2}}{R_C}$  and the collector current

with clamping is  $I_C = SI_B = S[I_1 - I_C + I_L] = \frac{S}{1+S}(I_1 + I_L)$ 

For clamping,  $V_{D_1} > V_{D_2}$  and this can be accomplished by connecting two or more diodes in place of  $D_1$ . The load resistance  $R_C$  should satisfy the condition  $SI_B > I_L$ ,  $SI_BR_C > (V_{CC} - V_{BE} - V_{D_1} + V_{D_2})$ .

The clamping action thus results a reduced collector current and almost elimination of the storage time. At the same time, a fast turn-on is accomplished.

However, due to increased  $V_{CE}$ , the on-state power dissipation in the transistor is increased, whereas the switching power loss is decreased.

# **ADVANTAGES OF BJT'S**

- BJT's have high switching frequencies since their turn-on and turn-off time are low.
- The turn-on losses of a BJT are small.
- BJT has controlled turn-on and turn-off characteristics since base drive control is possible.
- BJT does not require commutation circuits.

# **DEMERITS OF BJT**

- Drive circuit of BJT is complex.
- It has the problem of charge storage which sets a limit on switching frequencies.

It cannot be used in parallel operation due to problems of negative temperature coefficient.

